In this paper, we achieve 35.9% dynamic power reduction and 36.11% dynamic current reduction by shfting drive strength from 24mA to 2mA on LVCMOS25 when 2.5 V is output driver supply voltage. and 1.0V is input supply voltage. we achieve 30% dynamic power reduction and 21.7% dynamic current reduction by shfting drive strength from 24mA to 2mA on LVCMOS12 when 1.2V is output driver supply voltage. and 1.0V is input supply voltage. Virtex-6 XC6VLX75TFF484-1 FPGA device family is used to verify drive strength based dynamic power and current reduction. The ALU designed using Verilog HDL coding, implemented using Xilinx Integrated Software Environment (ISE) and validated using iSim, XPower, iMPACT and ChipScope. Dynamic power and dynamic current both are directly proportional to drive strength is our another observation. In view of power consumption, DCI is highest power consumer in between all used IO Standard in virtex-6 FPGA and LVCMOS is the best IO standard in term of power consumption. 
I. INTRODUCTION

Low Voltage
Complementary Metal Oxide Semiconductor (LVCMOS) is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC. It is available in 4 iostandard. These are: LVCMOS12, LVCMOS15, LVCMOS18 and LVCMOS25. It supports 2/4/6/8/12/16/24mA Drive Strength for LVCMOS25. It supports 2/4/6/8mA Drive Strength for LVCMOS12. Figure II. LOW POWER ALU This paper deals with the application of LVCMOS in low power ALU design. We apply different drive strength for different LVCMOS in order to find the best one drive strength and LVCMOS for our low power ALU design.
A. ALU as a Base Circuit.
Arithmetic Logic Unit is an integral part of any processor design. It performs arithmetic, Logic and Unary function on value stored in accumulator, register array, operand register and fetched value from external memory. In an 8-bit processor, if we mask last four bit of operation code to perform arithmetic and logic operations. With 4bit we can support a maximum of 16 operations. We are taking first eight as unary operation and rest as arithmetic and logic operations. 
Functions of Arithmetic and Logic Unit
III. RESULTS
Below is top-level schematic of ALU, on which we experiment the effect of drive strength and IO standard in power consumption. 
C. Dynamic Power is Proportional to Drive Strength
Dynamic power is a sum total of clock power, logic power, signal power and IO power. Clock power and Signal power is not affected by drive strength. Drive Strength mainly affect IOs Power that contribute in increase/decrease of Dynamic Power. Here, if drive strength is 24mA, then dynamic power consumption of ALU is 78mW. In the same way, if drive strength is 2mA then the dynamic power consumption is 50mW. So, we observe that dynamic power is directly proportional to drive strength.
LVCMOS25 on 40nm Virtex-6 FPGA
Here, if drive strength is 8mA, then dynamic power consumption of ALU is 26mW. In the same way, if drive strength is 2mA then the dynamic power consumption is 20mW. So, we observe that dynamic power is directly proportional to drive strength. Migration from LVCMOS25 to LVCMOS12 reduces 2mW leakage power. 
According to above 
E. Different Low Voltage CMOS based on Voltage
Power dissipation depends on Iostandard. An input or output standard needs a specific Vcco voltage. We use the UCF file to select any LVCMOS standard that is compatible with the Vcco of the bank. Obviously the UCF file cannot supply a different voltage to the bank. Total Power is directly proportional to Vcco voltage. Power dissipation is highest at 2.5V and is lowest at 1.2V.
F. RTL Resource Estimation
PlanAhead provide resource estimation statistics based on the compiled RTL design. Here, RTL resource estimation has 73 out of 46560 LUT and 34 out of 240 IO on chip resource of Virtex-6 FPGA. 
G. Pre-Synthesis Power Estimation
Power estimation and analysis is gaining important as FPGAs increase in logic capacity and performance by migrating to 28-nm technology. Total power in an FPGA is the sum of two components: One is Static power and the other is Dynamic power. Using XCF, PCF, Virtex-6 Default operating condition and UCF timing constraint of 1000.0 MHz on clock net 'CLK' in power estimation, RTL dynamic power estimation is 41mw. Total power estimation on ALU is: 1044 mW. 
H. Synthesis Estimation
In the process of converting a higher-level form of a design into a lower-level implementation of ALU, ISE uses Register, BUFG, LUT and IO as a on chip resource of FPGA. 
I. Netlist Estimation
Netlist usually convey connectivity information and provide nothing more than instances, nets, and perhaps some attributes. The netlist of ALU describes the connectivity of this design. It uses 1% Register, 1% LUT, 15% IO and 4% Global clock Buffer.
Figure. 7. Low Power ALU Netlist Resource Usage Statistics
This net list has no demand for Block Memory, DSP48, Clock Manager, Tri-Mode Ethernet MAC, PCI Express, and Gigabit Transceiver.
J. Implemented Utilization
The summary of the device utilization after mapping and place and route of implementation phase are as following: Figure. 8. Post implementation of resource usage statistics of ALU After mapping and place and routing, the device usage is the highest. It uses OLOGICE1 (Flip-flop packed into Output Logic) and Slice (elementary programmable logic block in Xilinx FPGAs) other than device utilized by netlist. This is using 1% register, 1% LUT, 1% slice, 14% IO, 2% output logic and 3% global clock buffer available in virtex-6 device family FPGA. Then, 1.523W dynamic power, 1.327W quiescent power and total 2.851W total power consumed. K. LVCMOS in Compare to other IOStandard: LVCMOS is more power efficient than any IO Standard use in this Virtex-6 FPGA. In view of power consumption, DCI is highest power consumer in between all used IO Standard in virtex-6 FPGA and LVCMOS is the best IO standard in term of power consumption.
IO
IV. CONCLUSION
If LVCMOS25 is taken as IOSTANDARD, we saved 35.9% dynamic power and 36.11% dynamic power current by shfting drive strength from 24mA to 2mA. Migration from LVCMOS25 to LVCMOS12 reduces 2mW leakage power. If LVCMOS12 is taken as IOSTANDARD, we saved 30% dynamic power and 21.7% dynamic power current by shfting drive strength from 24mA to 2mA. LVCMOS is more power efficient than other IO standard likes HSTL or DCI supported in this Virtex-6 240T FPGA. In view of power consumption, DCI is highest power consumer and LVCMOS has the lowest power consumption. For any low power VLSI design, it is required to use LVCMOS as IO standard in ucf file.
V. FUTURE SCOPE
By migrating from iostandard LVCMOS to HSLVDCI or HSTL or HSTL_DCI or LVDCI or SSTL, we can explore new option to reduce dynamic power dissipation. Power dissipation is sure to vary with different iostandard and the logic behind that. This FPGA is Virtex-6 based on 40-nm technology. There is open area to explore this design in latest FPGA Virtex-7. Virtex-7 is based on 28nm model technology which makes us capable to take the benefit of deeper sub micron circuit.
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